Gate Array

Everything

FPGA and CPLD solutions from Lattice Semiconductor
www.lattice.biz
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. The LatticeECP3 family defines a new mid-range, value-based class of FPGAs, not only by further reducing costs, but also by reducing static power consumption by up to 80% and total power

FPGA CPLD and ASIC from Altera
www.altera.com
FPGA CPLD and ASIC solutions that shorten time to market, improve performance and productivity, and reduce system costs compared to traditional DSP, ASSP, and ASIC products.

Altera cuts power by 50% in MAX V CPLD
www.eetasia.com | Dec 9, 2010
Altera claims its MAX V device family uses half the power compared to competing CPLDs while maintaining the instant-on, single-chip, non-volatile characteristics of the previous MAX series.

Ben implements FPGAs and CPLDs to brighten up LED displays on element14’s “The Ben Heck Show” |
www.prlog.org | Dec 5, 2011
Ben implements FPGAs and CPLDs to brighten up LED displays on element14’s “The Ben Heck Show”. Latest episode offers tips for simplifying programming language using FPGAs and CPLDs available on the element14 community - PR11741123

EDN Access — 01.06.95 Knowing your CPLD maximizes its resources
www.edn.com | Jan 5, 1995
del.icio.us My Yahoo Digg this newsvine Blogger StumbleUpon Reddit Facebook RSS Magazine eNewsletters Reprints/License Print Email EDN Access — 01.06.95 Knowing your CPLD maximizes its resources -- EDN, January 5, 1995 Figure 1 Figure 1 A typical CPLD architecture is the Cypress CYC371 Flash370. A

Lattice ispLEVER Classic V1 4 CPLD Design Tool Suite : Electronics News from ElectronicSpecifier
www.electronicspecifier.com | Aug 16, 2010
Lattice Improves Synthesis And Power Optimization In CPL Design Tools : Electronics News from Electronic Specifier

Careful PCB Layout Enhances Onboard Programming
www.tmworld.com | Jan 1, 1999
Programmable logic devices have supplanted the many glue-logic chips that once crowded PCBs.

NPMC-8260-E1/T1
www.nateurope.com
NAMC-8560-8E1/T1/J1 – Technical Reference Manual NAMC-8560-8E1/T1/J1 Telecom AMC Module Technical Reference Manual V1.6 HW Revision 1.2 NAMC-8560-8E1/T1/J1 – Technical Reference Manual Version 1.6 © N.A.T. GmbH 2 The NAMC-8560-8E1/T1/J1 has been designed by: N.A.T. GmbH Kamillenweg 22 D-53757

CPLD s internal oscillator performs autocalibration
edn-europe.com
The MAX II CPLD family from Altera (www.altera.com) features an internal oscillator that dissipates much lower power than do external oscillators. This internal oscillator has an accuracy of only ±25%, sometimes limiting its usage. For example, many applications such as an interval timer for data

VHDL tutorial - A practical example - part 1 - Hardware
www.embeddedrelated.com | May 18, 2011
Embedded Systems Blog: VHDL tutorial - A practical example - part 1 - Hardware