Jobs
Director of Reseach and Development
Company Overview Sidense provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps. The Company's innovative one-transistor 1T-Fuse™
Interra Systems - Your Design Engineering Partners
Interra Home About Us Contact Us Sitemap Interra Home EDA Home Products Memory Development MC2: Memory Development System EDA Objects SystemVerilog Analyzer VHDL Analyzer MixedHDL Analyzer HDL/HVL Test Suites Fast Synthesis Netlist Reader Other Analyzers Services SOC Design Services EDA Software
CAD Manager
Role Summary: The CAD Manager will be responsible for the management of the CAD group supporting a design community developing OTP memory IP products for multiple foundries and advanced technologies using custom design flows, place and route, database
Senior Product Engineer
Role Summary: The Senior Product Engineer will be responsible for a group of OTP memory IP products designed into multiple foundries and advanced technologies, from product definition and planning through to production. Responsibilities will include
Senior CAD Engineer Opportunity
Role Summary: The Senior CAD Engineer will be responsible for the CAD environment supporting a design community developing OTP memory IP products for multiple foundries and advanced technologies using custom design flows, place and route, database and
Page:
