People
Lapp appoints Bacon as Bus Development Manager : Electronics News from ElectronicSpecifier
Lapp appoints Bacon as Bus Development Manager : Electronics News from Electronic Specifier
Microsoft PowerPoint - PLDI2009_DDmalloc.ppt
IBM Tokyo Research Laboratory June 18, 2009 | PLDI’09 at Dublin, Ireland © 2009 IBM Corporation A Study of Memory Management for Web-based Applications on Multicore Processors Hiroshi Inoue, Hideaki Komatsu and Toshio Nakatani IBM Tokyo Research Laboratory 2 IBM Tokyo Research Laboratory A Study
245 245..255
Coherence Controller Architectures for Scalable Shared-Memory Multiprocessors Maged M. Michael, Ashwini K. Nanda, and Beng-Hong Lim AbstractÐScalable distributed shared-memory architectures rely on coherence controllers on each processing node to synthesize cache-coherent shared memory across
Early Capacity Testing of an Enterprise Service Bus Ken Ueno Michiaki Tatsubori Tokyo Research...
Early Capacity Testing of an Enterprise Service Bus Ken Ueno Michiaki Tatsubori Tokyo Research Laboratory, IBM Research {kenueno, tazbori}@jp.ibm.com Abstract An enterprise service-oriented architecture is typically realized on a messaging infrastructure called an Enterprise Service Bus (ESB).
Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors Maged M....
Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors Maged M. Michael Ashwini K. Nanda IBM Research Thomas J. Watson Research Center Yorktown Heights, NY 10598 fmichael,ashwinig@watson.ibm.com Abstract Recent research shows that the occupancy of the coherence
Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors Maged M. Michaely ,...
Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors Maged M. Michaely , Ashwini K. Nandaz , Beng-Hong Limz , and Michael L. Scotty y University of Rochester z IBM Research Department of Computer Science Thomas J. Watson Research Center Rochester, NY 14627 Yorktown Heights,
Hardware-Assisted Replay of Multiprocessor Programs David F. Bacon, University of California,...
Hardware-Assisted Replay of Multiprocessor Programs David F. Bacon, University of California, Berkeley and IBM Watson Research Center Seth Copen Goldstein, University of California, Berkeley Abstract Shared-memory parallel programs can be highly nondeterministic due to the unpredictable order in
Microsoft Word - codes74ab-bergamaschi1.doc
Performance Modeling for Early Analysis of Multi-Core Systems Reinaldo Bergamaschi1 , Indira Nair1 , Gero Dittmann1 , Hiren Patel3 , Geert Janssen1 , Nagu Dhanwada4 , Alper Buyuktosunoglu1 , Emrah Acar5 , Gi-Joon Nam5 , Guoling Han2 , Dorothy Kucar1 , Pradip Bose1 , John Darringer1 1 IBM T. J.
Page:
