Sponsored Links
Enercept Custom SIPs
Building stronger, greener homes for 25 years. Save time & money.
SIP Panel Groover $139.00
Foam Cutter for Insulated Panels All Sizes, Heavy Duty, Adjustable
Virage Logic Introduces New Product for Post Silicon Bring Up and System Debug (Virage Logic)
Press Release | investors.viragelogic.com | Nov 19, 2009
Virage Logic Introduces New Product for Post Silicon Bring Up and System DebugFrom: Virage LogicType: Press Release
http://investors.viragelogic.com/releasedetail.cfm?ReleaseID=424989
Xilinx Virtex-6 Family and Targeted Design Platforms Both Recognized as Leading Technologies in 2009 EDN China Innovation Awards (PR Newswire)
Press Release | finance.yahoo.com | Nov 18, 2009
SAN JOSE, Calif., Nov. 18 /PRNewswire/ -- Xilinx, Inc. (Nasdaq: XLNX - News) today announced that its high-performance 40-nm Virtex®-6 FPGA family and its Targeted Design
http://finance.yahoo.com/news/Xilinx-Virtex6-Family-and-prnews-3339093249.html?x=0&.v=1
Latest eASIC design suite targets 45-nm designs
Press Release | www.edadesignline.com | Nov 18, 2009
Structured ASIC vendor eASIC announced the immediate availability of its eTools 8.0 software suite for implementing 45-nm designs with its Nextreme-2 ASICs.
http://www.edadesignline.com/221900204?cid=RSSfeed_EDAdesignline_edadlALL
Xilinx Virtex-6 Family and Targeted Design Platforms Both Recognized as Leading Technologies in
Press Release | www.zibb.com | Nov 18, 2009
Xilinx, Inc. (Nasdaq: XLNX) today announced that its high-performance 40-nm Virtex(R)-6 FPGA family and its Targeted Design Platforms were each named "Leading Products" in this year's annual EDN China Innovation Awards. The award recognizes Xilinx's technical leadership in delivering both
Open-Silicon Signs 150th ASIC Design Win
Press Release | www.prnewswire.com | Nov 17, 2009
Open-Silicon Signs 150th ASIC Design Win. Develop-to-spec ICs increase Open-Silicon's portfolio.
http://www.prnewswire.com/news-releases/open-silicon-signs-150th-asic-design-win-70280227.html
Sponsored Links
Verific Software Serves as Front End to Oasys Design Systems RealTime Designer
Press Release | www.edn.com | Nov 17, 2009
Oasys Design Systems announced today that RealTime Designer™, Chip Synthesis™ software capable of synthesizing register transfer level (RTL) code for 100-million gate designs, now includes support for VHDL through de facto standard front-end software from Verific Design Automation.
Synopsys and King Abdulaziz City of Science and Technology (KACST) Sign Agreement to Promote Knowledge-Based Society in Saudi Arabia (Synopsys)
Press Release | synopsys.mediaroom.com | Nov 16, 2009
Synopsys, Inc., a world leader in software and IP for semiconductor design, verification and manufacturing and KACST, the King Abdulaziz City of Science and Technology in Saudi Arabia, today signed an agreement to work together to promote a knowledge-based society in The Kingdom of Saudi Arabia.
Design/New-Lattice-FPGA-Design-Tool-Suite-Includes-Advanced-Support-for-High-Performance-DDR-Interfaces
Press Release | www.electronicspecifier.com | Nov 10, 2009
Lattice FPGA Design Tool Suite Includes Advanced Support for High Performance DDR Interfaces : Electronics News from Electronic Specifier
AST-2009-007: ACL not respected on SIP INVITE
Press Release | seclists.org | Oct 26, 2009
Posted by Asterisk Security Team on Oct 26 Asterisk Project Security Advisory - AST-2009-007 +------------------------------------------------------------------------+ | Product | Asterisk | |--------------------+---------------------------------------------------|<br
EMA Partners with Aldec to Provide Cadence OrCAD Users a Complete FPGA Design Solution (EMA Design Automation)
Press Release | www.ema-eda.com | Oct 15, 2009
EMA Partners with Aldec to Provide Cadence OrCAD Users a Complete FPGA Design SolutionFrom: EMA Design AutomationType: Press Release
