Whitepapers
TechOnline | Spartan-6 FPGA Connectivity Targeted Reference Design Performance
This white paper discusses the observed performance of the Spartan-6 FPGA Connectivity targeted reference design. The design uses PCI Express, Ethernet, and an integrated memory controller along with a packet DMA for moving data between system memory and the FPGA.
Practical Far-End NAT Traversal for VoIP Whitepaper PDF
| W H I T E PA P E R | Practical Far-End NAT Traversal for VoIP March 2006 Practical Far-End NAT Traversal for VoIP Contents Copyright © 2007 Ditech Networks 2/20 Introduction . 3 Packet Admission Policy Problems 3 Packet Admission Policy Modes 3 Pinhole Timeout Thresholds 4 Signaling
Mailout: 2001-01-23 Memorandum White Paper for Streamlined Development of Part 70 Permit
July 10, 1995 MEMORANDUM SUBJECT: White Paper for Streamlined Development of Part 70 Permit Applications FROM: Lydia N. Wegman, Deputy Director /s/ Office of Air Quality Planning and Standards (MD-10) TO: Director, Air, Pesticides and Toxics Management Division, Regions I and IV Director, Air
Managing SIP traffic with ZXTM
Managing SIP traffic with ZXTM Zeus Technology Limited (UK) Sales: +44 (0)1223 568555 Zeus Technology, Inc. (U.S.) Phone: 1-888-ZEUS-INC The Jeffreys Building Main: +44 (0)1223 525000 Suite 320 - 5201 Great America Parkway Fax: (866) 628-7884 Cowley Road Fax: +44 (0)1223 525100 Santa Clara
TechOnline | Simplifying Power Supply Design in FPGA-based Systems
FPGA-based systems have become common and are appropriate for many applications. However, by their nature, FPGAs are power-hungry devices with complex power delivery requirements and multiple voltage rails.
TechOnline | Avoiding PCB Design Mistakes in FPGA-Based Systems
System design using FPGAs is significantly different from the regular ASIC and processor-based system design. In this white paper, we will examine some of the contributing factors, and more importantly, provide you with the key criteria to design FPGAbased systems successfully.
TechOnline | Image-Based Driver Assistance Development Environment
This white paper describes a development environment for all driver assistance (DA) requirements using Altera FPGA and HardCopy ASIC devices.
TechOnline | Leveraging FPGA in PCB System Designs: Optimizing Profit Margin
Any design project that leverages field programmable gate arrays (FPGAs) to implement system designs has the opportunity to: reduce total design cycle time by as much as fifty percent; minimize printed circuit board (PCB) manufacturing costs; and optimize product profit margin. This white paper
TechOnline | IP Reuse for FPGA Design
Reusing internal designs and incorporating commercial IP can help you quickly complete designs. However, some of this efficiency is lost if you are spending your design time unraveling this IP in ord
TechOnline | Advanced ROM to RAM Inferencing in Precision Synthesis
ROM decoding can create multiple levels of logic in an FPGA design. Not only could this result in critical timing paths and other problems, but your runtimes may also suffer. It is essential for a sy
Refine by Content Type:
Refine by Source:
- www.techonline.com (249)
- www.arb.ca.gov (1)
- www.ditechcorp.com (1)
- www.netutils.com (1)
