Whitepapers
Innovative Silicon, inc.
Home > Technology > Papers (chronological) Z-RAM® Technology Papers (chronological) Papers (chronological) 1. P. Fazan, "Future RAM emerging memory technologies and their applications", invited paper presented at the GSA Memory Conference, Taiwan, March 2010. 2.
TechOnline | Elpida 70nm 1Gb DDR2 SDRAM Overview
This Insight Report discusses the 70nm 1Gb DDR2 SDRAM from Elpida. In this device, smaller process geometries help to reduce power consumption in the chip, which enables less heat production, lower cooling costs and a quieter system operation. Interestingly, the 1Gb and 512Mb DDR2 SDRAM solutions
TechOnline | DDR SDRAM: A Low Cost, Yet Increasingly Complex Off-Chip Memory Solution for SoCs
Almost everyone knows that the bulk of Dynamic Random Access Memories (DRAMs) produced end up in desktop and laptop computers. In fact, approximately ninety percent of all DRAMs are used in computers— leaving the remaining ten percent as square pegs pounded into round holes when used as
TechOnline | Embedded DDR Interfaces
This paper presents ten guiding principles for embedded DDR interfaces, many of which the DRAM standards and vendor data sheets do not explain.
TechOnline | 2008 IC Technology Report: DRAM Technology
Dynamic Random Access Memory (DRAM) has a unique combination of characteristics that have made it the most widely used semiconductor memory in today's market. These traits include the ability to retain stored values as long as they are powered, and full accessibility of any individual cell at any
Microsoft Word - Z-RAM WP 091208_final
Innovative Silicon, Inc. | 4800 Great America Pkwy, Ste. 500, Santa Clara, CA 95054, USA | www.z-ram.com In Search of a Better DRAM By Serguei Okhonin, Co-Founder and Chief Scientist, Innovative Silicon, Inc. (ISi) In1966, Dr. Robert H. Dennard, a Fellow at the IBM Thomas J. Watson Research
TechOnline | Conquering Memory Bandwidth Challenges in High-Performance SoCs
In this paper, we introduce and highlight multi-channel DRAM memories in high-performance SoCs as a solution for the memory bandwidth problem, and present our communications architecture optimized for the same.
TechOnline | DDR SDRAM Controller Using Virtex-4 FPGA Devices
This application note describes a 200-MHz DDR SDRAM (JEDEC DDR400, PC3200 standard) controller implemented in a Virtex-4 XC4VLX25 FF668 -10CES device. This implementation uses direct clocking for dat
TechOnline | SDRAM Memory Systems: Architecture Overview and Design Verification
This DRAM memory primer provides an overview of DRAM concepts, presents potential future DRAM developments and offers an overview for memory design improvement through verification.
TechOnline | Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces
The DDR3 SDRAM memory architectures support higher bandwidths with bus rates of 600 Mbps to 1.6 Gbps, 1.5V operation for lower power, and higher densities of 2 Gbits on a 90-nm process. While this architecture is undoubtedly faster, larger, and lower power per bit, just how does one go about
